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Figure 1 SEM image of the cross section of a fabricated T-gate
from a real device. 
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Abstract  —  By combining high resolution electron beam 
lithography, novel T-gate resist stacks, aggressively scaled 
vertical architectures and highly uniform, reproducible non-
selective single “digital” gate recess etching techniques, we 
show it is possible to realise 50 nm gate length GaAs 
pHEMTs with fT of 200 GHz suitable for applications 
beyond 100 GHz.  This shows that by properly optimising 
and controlling critical parameters in an aggressively scaled 
GaAs pHEMT technology, excellent mm-wave performance 
can be achieved without the need to move to metamorphic 
GaAs or InP HEMT solutions. 
 
I. INTRODUCTION 
High performance devices that operate in the 
millimeter wave (30 to 300 GHz) frequency ranges will 
be major elements of future communication systems. InP 
based InAlAs/InGaAs high electron mobility transistors 
(HEMTs) are highly regarded for these application areas 
as they offer intrinsic speed and noise performance 
advantages over GaAs pseudomorphic HEMT (pHEMT) 
devices for a given gate length. Compared to InP 
HEMTs, GaAs pHEMTs benefit from a more mature 
fabrication process, larger wafer sizes and reduced 
substrate costs for a given wafer diameter and thus greater 
economies of scale, and higher reliability. Clearly 
however, for GaAs pHEMTs to be competitive with InP-
based devices, the baseline performance should be at least 
comparable.  Due to the lower mobility and sheet electron 
density of GaAs pHEMTs materials, they must have 
shorter gate length to achieve the same cut-off frequency 
as InP HEMTs.  
One of the main challenges to realize short gate 
length devices is electron-beam lithography technology 
for T-gate fabrication. Conventional electron-beam 
lithography T-gate fabrication is commonly based on 
PMMA and related co-polymers[1,2]. In such resist 
stacks there is a relatively limited difference in the 
electron beam sensitivity of the resists and this limits the 
ultimate cross-sectional dimensions of the T-gates [3]. By 
contrast, UVIII is a Shipley DUV photoresist, which is 
almost five times more sensitive to electron beam 
exposure than PMMA thus enabling ultra-short footprint 
T-gates with larger cross sectional areas to be written at 
higher speeds [4]. The increased cross-sectional area of 
the gate results in reduced DC and RF 
resistance/inductance of the gate electrodes giving the 
highest performance mm-wave devices.  
In this paper we report on the first published results 
of 50 nm T-gate devices made using bilayers of UVIII 
and PMMA resists and show that well scaled, optimised 
and highly engineered, reproducible, uniform 50 nm gate 
length GaAs pHEMTs have performance metrics that 
suggest they are well suited to applications beyoind 100 
GHz.  
 
II. MATERIAL STRUCTURE AND DEVICE 
FABRICATION 
The layer structure of the devices used in this work 
were grown in-house by molecular beam epitaxy (MBE) 
on a 3 inch diameter (100) GaAs substrate. The room-
temperature epi-layer properties were measured using 
Van der Pauw structures giving sheet density of 4.4×1012 
cm-2 and mobility of 4600 cm2/Vs. After processing and 
wet etch removal of the GaAs cap room temperature sheet 
density of 1.5×1012 cm-2 and mobility of 5400 cm2/Vs 
were measured. 
The 50nm HEMTs devices were realized using the in-
house MMIC fabrication process. Ni-Ge-Au based ohmic 
contacts were annealed at 360oC using rapid thermal 
annealing, resulting in transistors with repeatable ohmic 
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Figure 3 Measured and modeled |h21| against frequency 
contact resistances around 0.1 Ω⋅mm. Wet-etch mesa 
isolation was performed using a 1:1:200 ammonia: 
hydrogen peroxide : water solution. The 50 nm T-gates 
were realized by electron beam lithography (Leica 
Microsystems Lithography LTD EBPG-5HR 100) 
utilizing a UVIII/PMMA resist stack [4]. Gate recess 
etching was performed using non-selective wet digital 
gate recess etch process[5]. Schottky gate metallisation 
was Ti-Pd-Au. Bond pad metallisation of 400nm Au was 
used to facilitate electrical connection to the devices. A 
selection of two finger devices with widths in the range 
25-75 µm were fabricated in coplanar waveguide 
technology, to facilitate direct on-wafer mm-wave 
characterization. 
Figure 1 shows scanning electron microscope (SEM) 
image of the cross section of a fabricated T-gate taken 
from a real device. It clearly shows that a gate recess 
width of 30nm each side of the gate was achieved.  
 
III. DEVICE PERFOMANCE 
Figure 2 shows the measured extrinsic DC output 
characteristics of a 2×50 µm 50 nm T-gate device. The 
device has a measured peak extrinsic DC gm of 610 mS 
/mm and a threshold voltage (Vth) of –1.2V. 
On-wafer S-parameter measurements were performed 
from 0.04-60 GHz over the full bias range, using an 
Anritsu 360B Vector Network Analyser fitted with on-
wafter Picoprobes from GGB. Calibration was performed 
using Cascade Microtech’s Impedance Standard Substrate 
(ISS) and the LRRM technique. FET model extraction 
was performed at each bias point to study the 
performance. Figure 3 shows a plot of measured and 
modeled |h21| against frequency for a 2×50 µm gate width 
device biased at Vds=1.2V, Vgs=0 V. At this bias, using –
20dB/decade rolloff, the device has an extrapolated peak 
fT of 200 GHz – to our knowledge, the highest 
performance GaAs pHEMT reported. 
The mechanical gate yield on 12mm by 12mm 
samples containing 112 devices, which mainly depends 
on gate lithography and gate recess etching, was 99%. 
The DC and microwave performance yield were 95% for 
2×25 µm gate width devices and 90% for 2×50 µm 
devices. 
 
 
IV. CONCLUSIJON 
In conclusion, we report the fabrication of 
aggressively scaled 50nm T-gate GaAs pHEMTs realised 
using a UVIII/PMMA bilayer and a non-selective 
“digital” wet chemical gate recess etch which resulted in 
highly uniform, reproducible device characteristics. Initial 
measurement results show very promising mm-wave 
performance with an fT of 200 GHz obtained from a 
2×50um gate width device biased at Vds=1.2 V – to our 
 
0.0 0.2 0.4 0.6 0.8 1.0 1.2
0
5
10
15
20
25
30
35
40
45
50
55
60
65
70
V
GS
=0
V
GS
  -1.0V to 0.6V 0.2V step
I D
S
  
(m
A
)
V
DS
   (V)
-1.0 -0.5 0.0 0.5 1.0
0
100
200
300
400
500
600
700
g
m
 (
m
S
/m
m
)
V
GS
 (V)
V
DS
  0.5V to 1.5V 0.5V step
 
 
(a) I-V characteristics                                                          (b)  gm characteristics 
 
Figure 2 Extrinsic DC output characteristics of 2x50 µm 50 nm GaAs pHEMT 
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knowledge the highest performance GaAs pHEMTs reported. Whilst work is ongoing to further optimize 
device layer structure and fabrication procedures to 
improve both the DC and RF performance of these 
devices, these initial results show that well engineered, 
controlled technology offers the possibilities for the 
realisation of GaAs pHEMT MMICs for applications 
beyond 100 GHz. 
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